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Introduction
Many researchers have noted that scientific codes perform poorly on computer architectures involving a memory hierarchy (cache) (Bailey 1993; Mucci and London 1998) . Furthermore, as a result of simulation studies, running microbenchmarks on real machines, and running real codes on real machines, a number of researchers and some vendors concluded that simply making the caches larger would not solve this problem. As a result of these conclusions, some vendors of high performance computing systems have opted to equip their systems with fast memory interfaces, but with a limited amount of on-chip cache and no off-chip cache (e.g., the Cray T3D, Cray T3E, and the IBM SP with the POWER 2 Super Chip). However, none of these systems approach the memory bandwidth of a vector processor. For example, it has been shown that if one relies solely on this approach for the Cray T3E, one is unlikely to achieve much better than 4-6% of the machine's peak performance (O'Neal and Urbanic 1997) .
Does this mean that as the speed of RISC/CISC processors increases, systems designed to process scientific data are doomed to hit the "Memory Wall"? The answer to that question depends on the ability of programmers to find innovative ways to take advantage of caches. This report discusses some of the techniques that can be used to overcome this hurdle. Once these techniques have been identified, one can then consider what types of hardware resources are required to support them.
It is important to note that this work is based on the following two key concepts:
(1) It is acceptable to make significant modifications to the programs at the implementation level.
(2) Not all computer architectures are created equal. Therefore, one will frequently have to define a minimum set of resources for tuning purposes (e.g., cache size).
Caches and High Performance Computing
Many researchers have noted that scientific codes perform poorly on computer architectures involving a memory hierarchy (cache) (Bailey 1993; Mucci and London 1998) . Furthermore, as a result of simulation studies (Kessler 1991) , running microbenchmarks on real machines (Mucci and London 1998) , and running real codes on real machines, a number of people and some vendors concluded that simply making the caches larger would not solve this problem. In fact, one group of researchers observed the following:
"For all the benchmarks except cgm, there was very little temporal reuse, and the cache size that had approximately the same miss ratio as streams is proportional to the data set size" (Palacharla and Kessler 1994) .
As a result of these conclusions, some vendors of high performance computing systems have opted to equip their systems with fast memory interfaces but with a limited amount of on-chip cache and no off-chip cache. Examples of such conclusions are as follows:
(1) Intel Paragon: 16-kB instruction cache, 16-kB data cache.
(2) Cray T3D: 16-kB instruction cache, 16-kB data cache.
(3) Cray T3E: 8-kB primary instruction cache, 8-kB primary data cache, 96-kB combined instruction/data secondary cache.
(4) IBM SP with the Power 2 Super Chip: 64-kB instruction cache, 128-kB data cache.
Can a way be found to beat these conclusions? If so, how and why are these techniques not used more frequently? The following is a list of techniques that have been used to improve the cache miss rate for a variety of scientific codes:
(1) Reordering the indices of matrices to improve spatial locality.
(2) Combining matrices to improve spatial locality.
(3) Blocking the code to improve both spatial and temporal locality.
(4) Tiling the matrices to improve spatial locality.
(5) Reordering the operations in a manner that will improve the temporal locality of the code.
(6) Recognizing that if one is no longer dealing with a vector processor, it may be possible to eliminate some scratch arrays entirely, while substantially reducing the size of other arrays. When done well, this can increase both the spatial and temporal locality by an order of magnitude.
(7) Writing the code as an out-of-core solver. In many cases, it would not actually be necessary to perform input/output (I/O). However, by restricting the size of the working arrays, in theory, one could significantly decrease the rate of cache misses that miss all the way back to main memory. This method is especially good at improving the temporal locality.
(8) Borrowing the concept of domain decomposition, which is frequently used as an approach to parallelizing programs. While this approach is not without its consequences, it can significantly decrease the size of the working set (or help to create one where it would otherwise not exist). Again, this method is aimed at improving the temporal locality.
This demonstrates that there are methods for significantly decreasing the cache miss rate. However, as will be seen later in this report, some of these techniques work best when dealing with large caches. Unfortunately, many of the more popular MPPs either lacked caches entirely (e.g., the NCUBE2 and the CM5 when equipped with vector units) or were equipped with small to modest sized caches (e.g., the Intel Paragon, Cray T3D and T3E, and the IBM SP with the POWER2 Super Chip processors). As a result, for many programmers working on high performance computers, there was no opportunity to experiment with ways to tune code for large caches. Furthermore, since many codes are required to be portable across platforms, there was little incentive to tune for architectural features that were not uniformly available.
Understanding the Limitations of a Stride-1 Access Pattern
Before continuing, we will briefly discuss spatial and temporal locality. Let us consider the case of an R12000-based SGI Origin 2000 with prefetching turned off, specifically, a 300-MHz processor generating one load per cycle with a Stride 1 access pattern and no temporal locality (this is an example of pure spatial locality of reference), with a cache line size of 128 bytes for 64-bit data. This arrangement will have a 6.25% cache miss rate. Assuming no other methods of latency hiding are used and assuming a memory latency of 945 ns (Laudon and Lenoski 1997) , then this processor will spend 95% of its time stalled on cache misses. Phrasing this another way, if one assumes that the peak speed of the processor is one multiply-add instruction per cycle, the best that the processor will deliver is 32 MFLOPS out of a peak of 600 MFLOPS. This result compares favorably with the measured performance in Table 1 .
From this, it can seen that for large problem sizes, relying on spatial locality alone will not produce an acceptable level of performance. Instead, one must combine spatial locality with temporal locality (data reuse at the cache level). However, if a vector optimized code is run on this machine with the same assumptions, one can, at best, work on 131,072 values per megabyte of cache (the R12000-based SGI Origin 2000 is currently being sold with 8-MB secondary caches). Table 2 demonstrates where some of the strengths and weaknesses of this approach lie. Clearly the two most important concepts are:
(1) Maximize the processing of the data a grid point at a time.
(2) Minimize the amount of data that needs to be stored in cache at one time (minimize the size of the working set).
Assuming that the techniques mentioned in the previous section have improved the cache miss rate to 1%, then the peak delivered level of performance rises to 157 MFLOPS (or spending 74.9% of the time stalled on cache misses). Similar results are obtained when analyzing all CISC-and RISC-based architectures. However, only those architectures with large caches lend themselves to some of these tuning techniques.
Results
Initial attempts to run a 3-million grid point test case with F3D on an SGI Power Challenge (75-MHz R8000 processor-300 MFLOPS) for 10 time steps took over 5 hours to complete (Pressel 1997) . The same run when run on a Cray C90 took roughly 10 minutes to complete. There was never a chance of running it that fast on the Power Challenge, since the processor is slower. However, it was hoped that run times of roughly 30 minutes might be achievable. Table 3 lists the speed of the RISC optimized code when run on a variety of platforms. The speed has been adjusted to remove the startup and termination costs, which are heavily influenced by factors that are not relevant to this discussion. Table 4 lists the speed of the RISC optimized code for a variety of problem sizes when run on the SGI Origin 2000 (R12000), the SGI Origin 3000 (R12000), the SUN HPC 10000, and the HP Superdome (HP PA 8600). The SGI Origin 2000 was equipped with 128, 300-MHz R12000 processors with 8-MB secondary caches and 2 GB of memory per 2-processor node. The SGI Origin 3000 was equipped with 256, 400-MHz R12000 processors with 8-MB secondary caches and 4 GB of memory per 4-processor node. The SUN HPC 10000 was equipped with 64, 400-MHz Ultra SPARC II processors with either 4 or 8 MB of secondary caches (one of our systems was upgraded before the series of runs was finished) and 4 GB of memory per 4-processor node. There was insufficient memory to run the 206-million grid point test case on the SUN HPC 10000. The HP Superdome was configured with 48, 552-MHz HP PA 8600 processors with 1 MB of on-chip data cache and 1 GB of memory per processor. For some unknown reasons, we could not run several of the cases on this system, even when there was more than enough memory to run the job. Table 5 lists the dimensions of the grids used for each of these test cases. For historical reasons, there were some differences between the 1-and 3-million grid point test cases. All of the remaining test cases were based on the 3-million grid point test case. Only the 1-million grid point test case has been run out to a converged solution. The remaining test cases were only used for scalability testing. 
Prefetching and Stream Buffers vs. Large Caches
Now that it has been established that large caches can be of value, let us consider the relative performance of systems that stressed prefetching and/or a fast low latency memory system vs. those that include a large cache. Tables 6 and 7 contain some real world examples of codes that were able to benefit from the presence of a large cache. This is not to say that all codes will benefit from the presence of a large cache. In particular, it is no accident that the version of F3D that was parallelized using compiler directives was able to take advantage of a large cache. It was extensively tuned for such an architecture. Other codes might perform better on the Cray T3E, especially if they were never tuned for cache-based systems. Cray T3E-900 900 38
Prefetching and Stream Buffers in Combination With Large Caches
Previously, this report pointed out the limitation of relying solely on prefetching and stream buffers. However, there is also a problem with relying solely on caches, even large caches, to solve all of the performance problems. In particular, there is no reason to believe that as the processor speed increases, the cache miss rate will automatically decrease. Even if one were to increase the sizes of the cache while increasing the speed of the processor, it would seem unlikely that the cache miss rate would significantly decline. (As Table 2 demonstrates, the cache miss rate is a function of the size of the cache and the size of the working set. Once the working set comfortably fits in cache, additional increases in the size of the cache will be of minimal value.) If the memory latency is kept constant, then the gain in performance from increasing the speed of the processor will be sublinear. Table 8 shows an example of this. This is what is known as the Memory Wall. However, there is nothing that says one cannot combine both caches and some form of prefetching/stream buffers. The goal of this would not be to prefetch values far enough in advance that they would arrive prior to the time needed. With latencies of over 100 cycles, such a design would effectively be a vector processor such as the Cray SV1. We are also not trying to emulate a vector processor's ability to stream in a large vector of data while encountering the cost of a single cache miss. Instead, the goal is to overlap two or more memory latencies, thereby effectively decreasing the average latency by a factor of two or more. A more thorough discussion of this topic can be found in Pressel (2001) .
Conclusions
It is possible to tune some scientific codes to take good advantage of systems with a memory hierarchy. It appears as though two-and three-dimensional problems have an inherent advantage to one-dimensional problems. Also, algorithms that do a lot of work per time step (e.g., implicit CFD codes) but exhibit a rapid rate of convergence may be better suited for use with caches than algorithms that do very little work per time step but require a large number of time steps to generate an answer (e.g., explicit CFD codes). For example, if Code A performs 1000 floating point operations per time step per grid point and requires 1000 time steps to converge, then it will perform 1 million floating point operations per grid point. In contrast, if Code B performs 3500 floating point operations per time step per grid point and requires 5000 time steps to produce an answer, then it will perform 1.5 million floating point operations per grid point. If one assumes that both programs are efficiently implemented, then Code A might have twice as many cache misses per time step as Code B. However, over the life of the run, Code B will have 2.5 times as many cache misses as Code A. Presumably, Code B will take close to 2.5 times as long to run as Code A. This is an example of how performing more work per time step can increase the potential for data reuse. In any case, one should be prepared to spend a significant amount of time and effort retuning the code.
On a side note, a surprising outcome of this work is that BLAS 1, and, to a lesser extent, BLAS 2, subroutines should be avoided when working with systems that use cache. The BLAS 1 subroutines have little or no ability to optimize for either spatial or temporal locality if it does not already exist. The BLAS 2 subroutines can generate spatial locality through the use of blocking but are inherently unlikely to support temporal locality since they operate on planes of data. Similarly, it was shown that other programming styles that were commonly used with vector processors are distinctly suboptimal for the newer systems. Therefore, while some researchers have expressed a strong desire to maintain a single code for use with both RISC-and vector-based systems, it appears as though this is not a good idea.
To an increasing extent when designing or buying a computer for high performance computing, the correct choice when faced with the choice of large cache or prefetching/stream buffers will be both. Of course, this assumes that the rest of the system is compatible with that choice. 
